Skip to product information
1 of 1

Guide to Computer Processor Architecture

Guide to Computer Processor Architecture

A RISC-V Approach, with High-Level Synthesis

Paperback

Regular price £63.91
Regular price Sale price £63.91

Join our rewards scheme and earn 192 reward points on this purchase!

Earn 192 points on this!

Sign in or Sign up!
View full details
  • Release Date: 26/01/2023
  • Barcode: 9783031180224
  • Imprint: Springer International
  • Publisher: Springer
Guide to Computer Processor Architecture

Guide to Computer Processor Architecture

Standard Edition

Collapsible content

DESCRIPTION

A RISC-V Approach, with High-Level Synthesis
This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor.  Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore).
Each implementation is shown as a High-Level Synthesis (HLS) code in C++.  This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors).
The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP).  Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.
Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators.
Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France.  He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.

DELIVERY & RETURNS

UK Delivery:

  • Free delivery on all orders of £10 or more.
  • £1.49 delivery fee on orders below £10.
  • UK orders are shipped via Royal Mail 2nd Class.

International Delivery:

  • Flat rate delivery charges vary by country.

Dispatch and Delivery Times:

  • All orders are shipped from our warehouse in Northampton, UK within 48 hours of receipt during working hours.
  • UK mainland orders typically arrive within 3-5 working days via Royal Mail 2nd Class.
  • International estimated delivery times:
  • Europe & Channel Islands: 7 to 10 working days
  • USA: 7 to 15 working days
  • Rest of the World: 9 to 21 working days

View our full delivery infomation here.

  • OVER

    2 MILLION PRODUCTS

  • 60 MILLION CUSTOMERS

    ACROSS 190 COUNTRIES