Hardware Architectures for Post-Quantum Digital Signature Schemes

This book explores C-based design, implementation, and analysis of post-quantum cryptography (PQC) algorithms for signature generation and verification.  The authors investigate NIST round 2 PQC algorithms for signature generation and signature verification from a hardware implementation perspective, especially focusing on C-based design, power-performance-area-security (PPAS) trade-offs and design flows targeting FPGAs and ASICs.

• Describes a comprehensive set of synthesizable c code base as well as the hardware implementations for the different types of PQC algorithms including lattice-based, code-based, and multivariate-based;
• Demonstrates the hardware (FPGA and ASIC) and hardware-software optimizations and trade-offs of the NIST round 2 signature-based PQC algorithms;
• Enables designers to build hardware implementations that are resilient to a variety of side-channels.

UK Delivery:

• Free delivery on all orders of £10 or more.
• £1.49 delivery fee on orders below £10.
• UK orders are shipped via Royal Mail 2nd Class.

International Delivery:

• Flat rate delivery charges vary by country.

Dispatch and Delivery Times:

• All orders are shipped from our warehouse in Northampton, UK within 48 hours of receipt during working hours.
• UK mainland orders typically arrive within 3-5 working days via Royal Mail 2nd Class.
• International estimated delivery times:
• Europe & Channel Islands: 7 to 10 working days
• USA: 7 to 15 working days
• Rest of the World: 9 to 21 working days

View our full delivery infomation here.