Logical Effort

Designing Fast CMOS Circuits. Includes chapters that explore the theory and finer points of logical effort method and detail its specialized applications. This book offers coverage of specialized areas of application for logical effort: skewed or unbalanced gates, other circuit families, wide structures such as decoders, and irregularly forking circuits. Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes. The brainchild of circuit and computer graphics pioneers Ivan Sutherland and Bob Sproull, "logical effort" will change the way you approach design challenges. This book begins by equipping you with a sound understanding of the method's essential procedures and concepts-so you can start using it immediately. Later chapters explore the theory and finer points of the method and detail its specialized applications.

UK Delivery:

• Free delivery on all orders of £10 or more.
• £1.49 delivery fee on orders below £10.
• UK orders are shipped via Royal Mail 2nd Class.

International Delivery:

• Flat rate delivery charges vary by country.

Dispatch and Delivery Times:

• All orders are shipped from our warehouse in Northampton, UK within 48 hours of receipt during working hours.
• UK mainland orders typically arrive within 3-5 working days via Royal Mail 2nd Class.
• International estimated delivery times:
• Europe & Channel Islands: 7 to 10 working days
• USA: 7 to 15 working days
• Rest of the World: 9 to 21 working days

View our full delivery infomation here.